



## **Mask Set Errata for Mask 2N03G**

This document contains errata information for Kinetis Mask Set 2N03G but excludes any information on selected security-related modules.

A nondisclosure agreement (NDA) is required for any security-related module information.

For more information on obtaining an NDA, please contact your local Freescale sales representative.

## Mask Set Errata for Mask 2N03G

This report applies to mask 2N03G for these products:

- KINETIS

Errata ID	Errata Title
6804	CJTAG: Performing a mode change from Standard Protocol to Advanced Protocol may reset the CJTAG.
6939	Core: Interrupted loads to SP can cause erroneous behavior
6940	Core: VDIV or VSQRT instructions might not complete correctly when very short ISRs are used
7135	FTFE: Swap indicator address in upper half of 512KB block can cause ACCERR or MGSTAT0 error indications during swap commands
5706	FTFx: MCU security is inadvertently enabled (secured) if a mass erase is executed when the flash blocks/halves are swapped. This issue only affects applications that use the flash swap feature.
4710	FTM: FTMx_PWMLOAD register does not support 8-/16-bit accesses
5641	FlexCAN: Module does not transmit a message that is enabled to be transmitted at a specific moment during the arbitration process.
6070	I2C: Repeat start cannot be generated if the I2Cx_F[MULT] field is set to a non-zero value
6573	JTAG: JTAG TDO function on the PTA2 disables the pull resistor
7214	Low Leakage Stop (LLS) mode non-functional
6665	Operating requirements: Limitation of the device operating range
5130	SAI: Under certain conditions, the CPU cannot reenter STOP mode via an asynchronous interrupt wakeup event
3981	SDHC: ADMA fails when data length in the last descriptor is less or equal to 4 bytes
3982	SDHC: ADMA transfer error when the block size is not a multiple of four
4624	SDHC: AutoCMD12 and R1b polling problem
3977	SDHC: Does not support Infinite Block Transfer Mode
4627	SDHC: Erroneous CMD CRC error and CMD Index error may occur on sending new CMD during data transfer
3980	SDHC: Glitch is generated on card clock with software reset or clock divider change
3983	SDHC: Problem when ADMA2 last descriptor is LINK or NOP
3978	SDHC: Software can not clear DMA interrupt status bit after read operation
3984	SDHC: eSDHC misses SDIO interrupt when CINT is disabled

*Table continues on the next page...*

Errata ID	Errata Title
4218	SIM/FLEXBUS: SIM_SCGC7[FLEXBUS] bit should be cleared when the FlexBus is not being used.
7027	UART: During ISO-7816 T=0 initial character detection invalid initial characters are stored in the RxFIFO
7028	UART: During ISO-7816 initial character detection the parity, framing, and noise error flags can set
6472	UART: ETU compensation needed for ISO-7816 wait time (WT) and block wait time (BWT)
4647	UART: Flow control timing issue can result in loss of characters if FIFO is not enabled
7029	UART: In ISO-7816 T=1 mode, CWT interrupts assert at both character and block boundaries
7090	UART: In ISO-7816 mode, timer interrupts flags do not clear
7031	UART: In single wire receive mode UART will attempt to transmit if data is written to UART_D
5704	UART: TC bit in UARTx_S1 register is set before the last character is sent out in ISO7816 T=0 mode
7091	UART: UART_S1[NF] and UART_S1[PE] can set erroneously while UART_S1[FE] is set
7092	UART: UART_S1[TC] is not cleared by queuing a preamble or break character
8807	USB: In Host mode, transmission errors may occur when communicating with a Low Speed (LS) device through a USB hub
5928	USBOTG: USBx_USBTTC0[USBRESET] bit does not operate as expected in all cases
6933	eDMA: Possible misbehavior of a preempted channel when using continuous link mode

#### **e6804: CJTAG: Performing a mode change from Standard Protocol to Advanced Protocol may reset the CJTAG.**

**Errata type:** Errata

**Description:** In extremely rare conditions, when performing a mode change from Standard Protocol to Advanced Protocol on the IEEE 1149.7 (Compact JTAG interface), the CJTAG may reset itself. In this case, all internal CJTAG registers will be reset and the CJTAG will return to the Standard Protocol mode.

**Workaround:** If the CJTAG resets itself while attempting to change modes from Standard Protocol to Advanced Protocol and Advanced Protocol cannot be enabled after several attempts, perform future accesses in Standard Protocol mode and do not use the Advanced Protocol feature.

#### **e6939: Core: Interrupted loads to SP can cause erroneous behavior**

**Errata type:** Errata

**Description:** ARM Errata 752770: Interrupted loads to SP can cause erroneous behavior

This issue is more prevalent for user code written to manipulate the stack. Most compilers will not be affected by this, but please confirm this with your compiler vendor. MQX™ and FreeRTOS™ are not affected by this issue.

Affects: Cortex-M4, Cortex-M4F

Fault Type: Programmer Category B

Fault Status: Present in: r0p0, r0p1 Open.

If an interrupt occurs during the data-phase of a single word load to the stack-pointer (SP/R13), erroneous behavior can occur. In all cases, returning from the interrupt will result in the load instruction being executed an additional time. For all instructions performing an update to the base register, the base register will be erroneously updated on each execution, resulting in the stack-pointer being loaded from an incorrect memory location.

The affected instructions that can result in the load transaction being repeated are:

- 1) LDR SP,[Rn],#imm
- 2) LDR SP,[Rn,#imm]!
- 3) LDR SP,[Rn,#imm]
- 4) LDR SP,[Rn]
- 5) LDR SP,[Rn,Rm]

The affected instructions that can result in the stack-pointer being loaded from an incorrect memory address are:

- 1) LDR SP,[Rn],#imm
- 2) LDR SP,[Rn,#imm]!

Conditions:

- 1) An LDR is executed, with SP/R13 as the destination.
- 2) The address for the LDR is successfully issued to the memory system.
- 3) An interrupt is taken before the data has been returned and written to the stack-pointer.

Implications:

Unless the load is being performed to Device or Strongly-Ordered memory, there should be no implications from the repetition of the load. In the unlikely event that the load is being performed to Device or Strongly-Ordered memory, the repeated read can result in the final stack-pointer value being different than had only a single load been performed.

Interruption of the two write-back forms of the instruction can result in both the base register value and final stack-pointer value being incorrect. This can result in apparent stack corruption and subsequent unintended modification of memory.

**Workaround:** Most compilers are not affected by this, so a workaround is not required.

However, for hand-written assembly code to manipulate the stack, both issues may be worked around by replacing the direct load to the stack-pointer, with an intermediate load to a general-purpose register followed by a move to the stack-pointer.

If repeated reads are acceptable, then the base-update issue may be worked around by performing the stack pointer load without the base increment followed by a subsequent ADD or SUB instruction to perform the appropriate update to the base register.

## **e6940: Core: VDIV or VSQRT instructions might not complete correctly when very short ISRs are used**

**Errata type:** Errata

**Description:** ARM Errata 709718: VDIV or VSQRT instructions might not complete correctly when very short ISRs are used

Affects: Cortex-M4F

Fault Type: Programmer Category B

Fault Status: Present in: r0p0, r0p1 Open.

On Cortex-M4 with FPU, the VDIV and VSQRT instructions take 14 cycles to execute. When an interrupt is taken a VDIV or VSQRT instruction is not terminated, and completes its execution while the interrupt stacking occurs. If lazy context save of floating point state is enabled then the automatic stacking of the floating point context does not occur until a floating point instruction is executed inside the interrupt service routine.

Lazy context save is enabled by default. When it is enabled, the minimum time for the first instruction in the interrupt service routine to start executing is 12 cycles. In certain timing conditions, and if there is only one or two instructions inside the interrupt service routine, then the VDIV or VSQRT instruction might not write its result to the register bank or to the FPSCR.

**Workaround:** A workaround is only required if the floating point unit is present and enabled. A workaround is not required if the memory system inserts one or more wait states to every stack transaction.

There are two workarounds:

- 1) Disable lazy context save of floating point state by clearing LSPEN to 0 (bit 30 of the FPCCR at address 0xE000EF34).
- 2) Ensure that every interrupt service routine contains more than 2 instructions in addition to the exception return instruction.

## **e7135: FTFE: Swap indicator address in upper half of 512KB block can cause ACCERR or MGSTAT0 error indications during swap commands**

**Errata type:** Errata

**Description:** The flash is organized as 1024 KB of total memory configured in two 512 KB logical blocks (P-flash block 0 and P-flash block 1) where the two logical blocks can be swapped so that either of the logical blocks is at address 0x0. During initialization of the swap system a swap indicator address must be provided. The swap indicator address will be used to reserve the provided address in P-flash block 0 and the address at the same offset in P-flash block 1 to store information about the current swap status.

Both of the swap indicator addresses, the address in P-flash block 0 and the corresponding address in P-flash block 1 must be erased in the erased state when initializing the swap system. Due to an error with the swap erase check logic, if the swap indicator address is in the upper half of P-flash block 0, then in addition to erasing the swap indicator address locations in both P-flash block 0 and block 1, the corresponding addresses where bit 18 of the address is cleared must also be erased. The swap logic drops the most significant bit of the address (bit 18) so that when swap operations are performed four addresses can be used instead of just the two expected ones. This can lead to an access error flag (FTFE\_FSTAT[ACCERR] = 1) during swap initialization or memory controller command completion errors (FTFE\_FSTAT[MGSTAT0] = 1) during other swap commands.

For example, if desired swap indicator address is 0x0004\_8000, and 0x0004\_8000 is erased as required, but 0x0000\_8000 is NOT erased, then the swap initialization will return an ACCERR. In this example, 0x0004\_8000, 0x0000\_8000, 0x000C\_8000, and 0x0008\_8000 should all be erased and reserved by the application so that they are not modified outside of the swap system.

**Workaround:** - Choose a swap indicator address in the lower half of P-flash block 0.

- If the swap indicator address needs to be in the upper half of P-flash block 0, then make sure the corresponding address in the lower half of P-flash block 0 (bit 18 = 0) is erased before initializing the swap system. In addition, the corresponding offsets in P-flash block 1 for both

addresses should be erased before initializing the swap and not modified directly by the application. Note that the security byte in the flash configuration field is typically programmed so that address should be avoided.

- If the flash swap feature is not being used or if the flash is fully erased (except for the security byte) before initializing the swap system, then no workaround is required.

**e5706: FTFx: MCU security is inadvertently enabled (secured) if a mass erase is executed when the flash blocks/halves are swapped. This issue only affects applications that use the flash swap feature.**

**Errata type:** Errata

**Description:** When the logical addresses of the flash blocks (halves) are swapped via the flash swap control command sequence and a mass erase is executed (via the MDM-AP or EzPort), the MCU security can go from un-secure to secure. Thus, when using a debugger to erase the entire flash memory and re-download a software application, the debugger may report that the device is secure after the erase completes. This issue only affects applications that use the flash swap feature.

**Workaround:** Issue the mass erase request (via the MDM-AP or EzPort) a second time to un-secure the device.

**e4710: FTM: FTMx\_PWMLOAD register does not support 8-/16-bit accesses**

**Errata type:** Errata

**Description:** The FTM PWM Load register should support 8-bit and 16-bit accesses. However, the FTMx\_PWMLOAD[LDOK] bit is cleared automatically by FTM with these sized accesses, thus disabling the loading of the FTMx\_MOD, FTMx\_CNTIN, and FTMx\_CnV registers.

**Workaround:** Always use a 32-bit write access to modify contents of the FTMx\_PWMLOAD register.

**e5641: FlexCAN: Module does not transmit a message that is enabled to be transmitted at a specific moment during the arbitration process.**

**Errata type:** Errata

**Description:** FlexCAN does not transmit a message that is enabled to be transmitted in a specific moment during the arbitration process. The following conditions are necessary to have the issue.

- Only one MB is configured to be transmitted
- The write which enables the MB to be transmitted (write on Control status word) happens during a specific clock during the arbitration process.

After this arbitration process occurs, the bus goes to Idle state and no new message is received on bus.

For example:

- 1) MB13 is deactivated on RxIntermission (write 0x0 on CODE field from Control Status word)
  - First write on CODE
- 2) Reconfigure the ID and data fields

- 3) Enable the MB13 to be transmitted on BusIdle (write 0xC on Code field) - Second write on code
- 4) CAN bus keeps in Idle state
- 5) No write on Control status from any MB happens.

During the second write on code (step 3), the write must happen one clock before the current MB13 is to be scanned by arbitration process. In this case, it does not detect the new code (0xC) and no new arbitration is scheduled.

The problem can be detectable only if the message traffic ceases and the CAN bus enters into Idle state after the described sequence of events.

There is NO ISSUE if any of the conditions below holds:

- a) Any MB (either Tx or Rx) is reconfigured (by writing its CS field) just after the Intermission field.
- b) There is other configured MB to be transmitted
- c) A new incoming message sent by any external node starts just after the Intermission field.

**Workaround:** To transmit a CAN frame, the CPU must prepare a Message Buffer for transmission by executing the following standard 5 step procedure:

1. Check if the respective interrupt bit is set and clear it.
2. If the MB is active (transmission pending), write the ABORT code (0b1001) to the CODE field of the Control and Status word to request an abortion of the transmission. Wait for the corresponding IFLAG to be asserted by polling the IFLAG register or by the interrupt request if enabled by the respective IMASK. Then read back the CODE field to check if the transmission was aborted or transmitted. If backwards compatibility is desired (MCR[AEN] bit negated), just write the INACTIVE code (0b1000) to the CODE field to inactivate the MB but then the pending frame may be transmitted without notification.
3. Write the ID word.
4. Write the data bytes.
5. Write the DLC, Control and CODE fields of the Control and Status word to activate the MB.

The workaround consists of executing two extra steps:

6. Reserve the first valid mailbox as an inactive mailbox (CODE=0b1000). If RX FIFO is disabled, this mailbox must be MB0. Otherwise, the first valid mailbox can be found by using table "RX FIFO filters" on FlexCAN3 chapter.
7. Write twice INACTIVE code (0b1000) into the first valid mailbox.

Note: The first mailbox cannot be used for reception or transmission process.

## **e6070: I2C: Repeat start cannot be generated if the I2Cx\_F[MULT] field is set to a non-zero value**

**Errata type:** Errata

**Description:** If the I2Cx\_F[MULT] field is written with a non-zero value, then a repeat start cannot be generated

**Workaround:** There are two possible workarounds:

- 1) Configure I2Cx\_F[MULT] to zero if a repeat start has to be generated.

2) Temporarily set I2Cx\_F [MULT] to zero immediately before setting the Repeat START bit in the I2C C1 register (I2Cx\_C1[RSTA]=1) and restore the I2Cx\_F [MULT] field to the original value after the repeated start has occurred

### **e6573: JTAG: JTAG TDO function on the PTA2 disables the pull resistor**

**Errata type:** Errata

**Description:** The JTAG TDO function on the PTA2 pin disables the pull resistor, but keeps the input buffer enabled. Because the JTAG will tri-state this pin during JTAG reset (or other conditions), this pin will float with the input buffer enabled. If the pin is unconnected in the circuit, there can be increased power consumption in low power modes for some devices.

**Workaround:** Disable JTAG TDO functionality when the JTAG interface is not needed and left floating in a circuit. Modify the PORTA\_PCR2 mux before entering low power modes. Set the mux to a pin function other than ALT7. If set up as a digital input and left unconnected in the circuit, then a pull-up or pull-down should be enabled. Alternatively, an external pull device or external source can be added to the pin.

Note: Enabling the pull resistor on the JTAG TDO function violates the JTAG specification.

### **e7214: Low Leakage Stop (LLS) mode non-functional**

**Errata type:** Errata

**Description:** On some devices, system and peripheral memories may be corrupted when a device exits the Low Leakage Stop (LLS) mode.

**Workaround:** All other low power modes are not affected. Use VLPS or VLLSx mode.

A silicon revision to correct the errata is planned.

### **e6665: Operating requirements: Limitation of the device operating range**

**Errata type:** Errata

**Description:** Some devices, when power is applied, may not consistently begin to execute code under certain voltage and temperature conditions. Applications that power up with either VDD  $\geq$  2.0 V or temperature  $\geq$  -20C are not impacted. Entry and exit of low-power modes is not impacted.

**Workaround:** To avoid this unwanted behavior, one or both of these conditions must be met:

- a) Perform power on reset of the device with a supply voltage (VDD) equal-to or greater-than 2.0 V , or
- b) Perform power on reset of the device at a temperature at or above -20 C.

### **e5130: SAI: Under certain conditions, the CPU cannot reenter STOP mode via an asynchronous interrupt wakeup event**

**Errata type:** Errata



**Description:** If the SAI generates an asynchronous interrupt to wake the core and it attempts to reenter STOP mode, then under certain conditions the STOP mode entry is blocked and the asynchronous interrupt will remain set.

This issue applies to interrupt wakeups due to the FIFO request flags or FIFO warning flags and then only if the time between the STOP mode exit and subsequent STOP mode reentry is less than 3 asynchronous bit clock cycles.

**Workaround:** Ensure that at least 3 bit clock cycles elapse following an asynchronous interrupt wakeup event, before STOP mode is reentered.

### **e3981: SDHC: ADMA fails when data length in the last descriptor is less or equal to 4 bytes**

**Errata type:** Errata

**Description:** A possible data corruption or incorrect bus transactions on the internal AHB bus, causing possible system corruption or a stall, can occur under the combination of the following conditions:

1. ADMA2 or ADMA1 type descriptor
2. TRANS descriptor with END flag
3. Data length is less than or equal to 4 bytes (the length field of the corresponding descriptor is set to 1, 2, 3, or 4) and the ADMA transfers one 32-bit word on the bus
4. Block Count Enable mode

**Workaround:** The software should avoid setting ADMA type last descriptor (TRANS descriptor with END flag) to data length less than or equal to 4 bytes. In ADMA1 mode, if needed, a last NOP descriptor can be appended to the descriptors list. In ADMA2 mode this workaround is not feasible due to ERR003983.

### **e3982: SDHC: ADMA transfer error when the block size is not a multiple of four**

**Errata type:** Errata

**Description:** Issue in eSDHC ADMA mode operation. The eSDHC read transfer is not completed when block size is not a multiple of 4 in transfer mode ADMA1 or ADMA2. The eSDHC DMA controller is stuck waiting for the IRQSTAT[TC] bit in the interrupt status register.

The following examples trigger this issue:

1. Working with an SD card while setting ADMA1 mode in the eSDHC
2. Performing partial block read
3. Writing one block of length 0x200
4. Reading two blocks of length 0x22 each. Reading from the address where the write operation is performed. Start address is 0x512 aligned. Watermark is set as one word during read. This read is performed using only one ADMA1 descriptor in which the total size of the transfer is programmed as 0x44 (2 blocks of 0x22).

**Workaround:** When the ADMA1 or ADMA2 mode is used and the block size is not a multiple of 4, the block size should be rounded to the next multiple of 4 bytes via software. In case of write, the software should add the corresponding number of bytes at each block end, before the write is initialized. In case of read, the software should remove the dummy bytes after the read is completed.

For example, if the original block length is 22 bytes, and there are several blocks to transfer, the software should set the block size to 24. The following data is written/stored in the external memory:

4 Bytes valid data  
 4 Bytes valid data  
 4 Bytes valid data  
 4 Bytes valid data  
 4 Bytes valid data  
 2 Bytes valid data + 2 Byte dummy data  
 4 Bytes valid data  
 4 Bytes valid data  
 4 Bytes valid data  
 4 Bytes valid data  
 4 Bytes valid data  
 2 Bytes valid data + 2 Byte dummy data

In this example, 48 (24 x 2) bytes are transferred instead of 44 bytes. The software should remove the dummy data.

## **e4624: SDHC: AutoCMD12 and R1b polling problem**

**Errata type:** Errata

**Description:** Occurs when a pending command which issues busy is completed. For a command with R1b response, the proper software sequence is to poll the DLA for R1b commands to determine busy state completion. The DLA polling is not working properly for the ESDHC module and thus the DLA bit in PRSSTAT register cannot be polled to wait for busy state completion. This is relevant for all eSDHC ports (eSDHC1-4 ports).

**Workaround:** Poll bit 24 in PRSSTAT register (DLSL[0] bit) to check that wait busy state is over.

## **e3977: SDHC: Does not support Infinite Block Transfer Mode**

**Errata type:** Errata

**Description:** The eSDHC does not support infinite data transfers, if the Block Count register is set to one, even when block count enable is not set.

**Workaround:** The following software workaround can be used instead of the infinite block mode:

1. Set BCEN bit to one and enable block count

2. Set the BLKCNT to the maximum value in Block Attributes Register (BLKATTR) (0xFFFF for 65535 blocks)

## **e4627: SDHC: Erroneous CMD CRC error and CMD Index error may occur on sending new CMD during data transfer**

**Errata type:** Errata

**Description:** When sending new, non data CMD during data transfer between the eSDHC and EMMC card, the module may return an erroneous CMD CRC error and CMD Index error. This occurs when the CMD response has arrived at the moment the FIFO clock is stopped. The following bits after the start bit of the response are wrongly interpreted as index, generating the CRC and Index errors.

The data transfer itself is not impacted.

The rate of occurrence of the issue is very small, as there is a need for the following combination of conditions to occur at the same cycle:

- The FIFO clock is stopped due to FIFO full or FIFO empty
- The CMD response start bit is received

**Workaround:** The recommendation is to not set FIFO watermark level to a too small value in order to reduce frequency of clock pauses.

The problem is identified by receiving the CMD CRC error and CMD Index error. Once this issue occurs, one can send the same CMD again until operation is successful.

## **e3980: SDHC: Glitch is generated on card clock with software reset or clock divider change**

**Errata type:** Errata

**Description:** A glitch may occur on the SDHC card clock when the software sets the RSTA bit (software reset) in the system control register. It can also be generated by setting the clock divider value. The glitch produced can cause the external card to switch to an unknown state. The occurrence is not deterministic.

**Workaround:** A simple workaround is to disable the SD card clock before the software reset, and enable it when the module resumes the normal operation. The Host and the SD card are in a master-slave relationship. The Host provides clock and control transfer across the interface. Therefore, any existing operation is discarded when the Host controller is reset.

The recommended flow is as follows:

1. Software disable bit[3], SDCLKEN, of the System Control Register
2. Trigger software reset and/or set clock divider
3. Check bit[3], SDSTB, of the Present State Register for stable clock
4. Enable bit[3], SDCLKEN, of the System Control Register.

Using the above method, the eSDHC cannot send command or transfer data when there is a glitch in the clock line, and the glitch does not cause any issue.

### **e3983: SDHC: Problem when ADMA2 last descriptor is LINK or NOP**

**Errata type:** Errata

**Description:** ADMA2 mode in the eSDHC is used for transfers to/from the SD card. There are three types of ADMA2 descriptors: TRANS, LINK or NOP. The eSDHC has a problem when the last descriptor (which has the End bit '1') is a LINK descriptor or a NOP descriptor.

In this case, the eSDHC completes the transfers associated with this descriptor set, whereas it does not even start the transfers associated with the new data command. For example, if a WRITE transfer operation is performed on the card using ADMA2, and the last descriptor of the WRITE descriptor set is a LINK descriptor, then the WRITE is successfully finished. Now, if a READ transfer is programmed from the SD card using ADMA2, then this transfer does not go through.

**Workaround:** Software workaround is to always program TRANS descriptor as the last descriptor.

### **e3978: SDHC: Software can not clear DMA interrupt status bit after read operation**

**Errata type:** Errata

**Description:** After DMA read operation, if the SDHC System Clock is automatically gated off, the DINT status can not be cleared by software.

**Workaround:** Set HCKEN bit before starting DMA read operation, to disable SDHC System Clock auto-gating feature; after the DINT and TC bit received when read operation is done, clear HCKEN bit to re-enable the SDHC System Clock auto-gating feature.

### **e3984: SDHC: eSDHC misses SDIO interrupt when CINT is disabled**

**Errata type:** Errata

**Description:** An issue is identified when interfacing the SDIO card. There is a case where an SDIO interrupt from the card is not recognized by the hardware, resulting in a hang.

If the SDIO card lowers the DAT1 line (which indicates an interrupt) when the SDIO interrupt is disabled in the eSDHC registers (that is, CINTEN bits in IRQSTATEN and IRQSIGEN are set to zero), then, after the SDIO interrupt is enabled (by setting the CINTEN bits in IRQSTATEN and IRQSIGEN registers), the eSDHC does not sense that the DAT1 line is low. Therefore, it fails to set the CINT interrupt in IRQSTAT even if DAT1 is low.

Generally, CINTEN bit is disabled in interrupt service.

The SDIO interrupt service steps are as follows:

1. Clear CINTEN bit in IRQSTATEN and IRQSIGEN.
2. Reset the interrupt factors in the SDIO card and write 1 to clear the CINT interrupt in IRQSTAT.
3. Re-enable CINTEN bit in IRQSTATEN and IRQSIGEN.

If a new SDIO interrupt from the card occurs between step 2 and step 3, the eSDHC skips it.

**Workaround:** The workaround interrupt service steps are as follows:

1. Clear CINTEN bit in IRQSTATEN and IRQSIGEN.
2. Reset the interrupt factors in the SDIO card and write 1 to clear CINT interrupt in IRQSTAT.

3. Clear and then set D3CD bit in the PROCTL register. Clearing D3CD bit sets the reverse signal of DAT1 to low, even if DAT1 is low. After D3CD bit is re-enabled, the eSDHC can catch the posedge of the reversed DAT1 signal, if the DAT1 line is still low.
4. Re-enable CINTEN bit in IRQSTATEN and IRQSIGEN.

**e4218: SIM/FLEXBUS: SIM\_SCGC7[FLEXBUS] bit should be cleared when the FlexBus is not being used.**

**Errata type:** Errata

**Description:** The SIM\_SCGC7[FLEXBUS] bit is set by default. This means that the FlexBus will be enabled and come up in global chip select mode.

With some code sequence and register value combinations the core could attempt to prefetch from the FlexBus even though it might not actually use the value it prefetched. In the case where the FlexBus is unconfigured, this can result in a hung bus cycle on the FlexBus.

**Workaround:** If the FlexBus is not being used, disabled the clock to the FlexBus during chip initialization by clearing the SIM\_SCGC7[FLEXBUS] bit.

If the FlexBus will be used, then enable at least one chip select as early in the chip initialization process as possible.

**e7027: UART: During ISO-7816 T=0 initial character detection invalid initial characters are stored in the Rx FIFO**

**Errata type:** Errata

**Description:** When performing initial character detection (UART\_C7816[INIT] = 1) in ISO-7816 T=0 mode with UART\_C7816[ANACK] cleared, the UART samples incoming traffic looking for a valid initial character. Instead of discarding any invalid initial characters that are received, the UART will store them in the receive FIFO.

**Workaround:** After a valid initial character is detected (UART\_IS7816[INITD] sets), flush the Rx FIFO to discard any invalid initial characters that might have been received before the valid initial character.

**e7028: UART: During ISO-7816 initial character detection the parity, framing, and noise error flags can set**

**Errata type:** Errata

**Description:** When performing initial character detection (UART\_C7816[INIT] = 1) in ISO-7816 mode the UART should not set error flags for any receive traffic before a valid initial character is detected, but the UART will still set these error flags if any of the conditions are true.

**Workaround:** After a valid initial character is detected (UART\_IS7816[INITD] sets), check the UART\_S1[NF, FE, and PF] flags. If any of them are set, then clear them.

## **e6472: UART: ETU compensation needed for ISO-7816 wait time (WT) and block wait time (BWT)**

**Errata type:** Errata

**Description:** When using the default ISO-7816 values for wait time integer (UARTx\_WP7816T0[WI]), guard time FD multiplier (UARTx\_WF7816[GTFD]), and block wait time integer (UARTx\_WP7816T1[BWI]), the calculated values for Wait Time (WT) and Block Wait Time (BWT) as defined in the Reference Manual will be 1 ETU less than the ISO-7816-3 requirement.

**Workaround:** To comply with ISO-7816 requirements, compensation for the extra 1 ETU is needed. This compensation can be achieved by using a timer, such as the low-power timer (LPTMR), to introduce a 1 ETU delay after the WT or BWT expires.

## **e4647: UART: Flow control timing issue can result in loss of characters if FIFO is not enabled**

**Errata type:** Errata

**Description:** On UARTx modules with FIFO depths greater than 1, when the /RTS flow control signal is used in receiver request-to-send mode, the /RTS signal is negated if the number of characters in the Receive FIFO is equal to or greater than the receive watermark. The /RTS signal will not negate until after the last character (the one that makes the condition for /RTS negation true) is completely received and recognized. This creates a delay between the end of the STOP bit and the negation of the /RTS signal. In some cases this delay can be long enough that a transmitter will start transmission of another character before it has a chance to recognize the negation of the /RTS signal (the /CTS input to the transmitter).

**Workaround:** Always enable the Rx FIFO if you are using flow control for UARTx modules with FIFO depths greater than 1. The receive watermark should be set to seven or less. This will ensure that there is space for at least one more character in the FIFO when /RTS negates. So in this case no data would be lost.

Note that only UARTx modules with FIFO depths greater than 1 are affected. The UARTs that do not have the Rx FIFO feature are not affected. Check the Reference Manual for your device to determine the FIFO depths that are implemented on the UARTx modules for your device.

## **e7029: UART: In ISO-7816 T=1 mode, CWT interrupts assert at both character and block boundaries**

**Errata type:** Errata

**Description:** When operating in ISO-7816 T=1 mode and switching from transmission to reception block, the character wait time interrupt flag (UART\_IS7816[CWT]) should not be set, only block type interrupts should be valid. However, the UART can set the CWT flag while switching from transmit to receive block and at the start of transmit blocks.

**Workaround:** If a CWT interrupt is detected at a block boundary instead of a character boundary, then the interrupt flag should be cleared and otherwise ignored.

## e7090: UART: In ISO-7816 mode, timer interrupts flags do not clear

**Errata type:** Errata

**Description:** In ISO-7816, when any of the timer counter expires, the corresponding interrupt status register bits gets set. The timer register bits cannot be cleared by software without additional steps, because the counter expired signal remains asserted internally. Therefore, these bits can be cleared only after forcing the counters to reload.

**Workaround:** Follow these steps to clear the UART\_IS7816 WT, CWT, or BWT bits:

1. Clear the UART\_C7816[ISO\_7816E] bit, to temporarily disable ISO-7816 mode.
2. Write 1 to the WT, CWT, or BWT bits that need to be cleared.
3. Set UART\_C7816[ISO\_7816E] to re-enable ISO-7816 mode.

Note that the timers will start counting again as soon as the ISO\_7816E bit is set. To avoid unwanted timeouts, software might need to wait until new transmit or receive traffic is expected or desired before re-enabling ISO-7816 mode.

## e7031: UART: In single wire receive mode UART will attempt to transmit if data is written to UART\_D

**Errata type:** Errata

**Description:** If transmit data is loaded into the UART\_D register while the UART is configured for single wire receive mode, the UART will attempt to send the data. The data will not be driven on the pin, but it will be shifted out of the FIFO and the UART\_S1[TDRE] bit will set when the character shifting is complete.

**Workaround:** Do not queue up characters to transmit while the UART is in receive mode. Always write UART\_C3[TXDIR] = 1 before writing to UART\_D in single wire mode.

## e5704: UART: TC bit in UARTx\_S1 register is set before the last character is sent out in ISO7816 T=0 mode

**Errata type:** Errata

**Description:** When using the UART in ISO-7816 mode, the UARTx\_S1[TC] flag sets after a NACK is received, but before guard time expires.

**Workaround:** If using the UART in ISO-7816 mode with T=0 and a guard time of 12 ETU, check the UARTn\_S1[TC] bit after each byte is transmitted. If a NACK is detected, then the transmitter should be reset.

The recommended code sequence is:

```
UART0_C2 &= ~UART_C2_TE_MASK; //make sure the transmitter is disabled at first
UART0_C3 |= UART_C3_TXDIR_MASK; //set the TX pin as output
UART0_C2 |= UART_C2_TE_MASK; //enable TX
UART0_C2 |= UART_C2_RE_MASK; //enable RX to detect NACK
for(i=0;i<length;i++)
{
```

```

while(!(UART0_S1&UART_S1_TDRE_MASK)){
UART0_D = data[i];
while(!(UART0_S1&UART_S1_TC_MASK)){//check for NACK
if(UART0_IS7816 & UART_IS7816_TXT_MASK)//check if TXT flag set
{
/* Disable transmit to clear the internal NACK detection counter */
UART0_C2 &= ~UART_C2_TE_MASK;
UART0_IS7816 = UART_IS7816_TXT_MASK;// write one to clear TXT
UART0_C2 |= UART_C2_TE_MASK; // re-enable transmit
}
}
UART0_C2 &= ~UART_C2_TE_MASK; //disable after transmit

```

#### **e7091: UART: UART\_S1[NF] and UART\_S1[PE] can set erroneously while UART\_S1[FE] is set**

**Errata type:** Errata

**Description:** While the UART\_S1[FE] framing error flag is set the UART will discard any received data. Even though the data is discarded, if characters are received that include noise or parity errors, then the UART\_S1[NF] or UART\_S1[PE] bits can still set. This can lead to triggering of unwanted interrupts if the parity or noise error interrupts are enabled and framing error interrupts are disabled.

**Workaround:** If a framing error is detected (UART\_S1[FE] = 1), then the noise and parity error flags can be ignored until the FE flag is cleared. Note: the process to clear the FE bit will also clear the NF and PE bits.

#### **e7092: UART: UART\_S1[TC] is not cleared by queuing a preamble or break character**

**Errata type:** Errata

**Description:** The UART\_S1[TC] flag can be cleared by first reading UART\_S1 with TC set and then performing one of the following: writing to UART\_D, queuing a preamble, or queuing a break character. If the TC flag is cleared by queuing a preamble or break character, then the flag will clear as expected the first time. When TC sets again, the flag can be cleared by any of the three clearing mechanisms without reading the UART\_S1 register first. This can cause a TC flag occurrence to be missed.

**Workaround:** If preamble and break characters are never used to clear the TC flag, then no workaround is required.

If a preamble or break character is used to clear TC, then write UART\_D immediately after queuing the preamble or break character.



## **e8807: USB: In Host mode, transmission errors may occur when communicating with a Low Speed (LS) device through a USB hub**

**Errata type:** Errata

**Description:** In Host mode, if the required 48 MHz USB clock is not derived from the same clock source used by the core, transmission errors may occur when communicating with a Low Speed (LS) device through a USB hub. A typical example that causes this issue is when an external 48 MHz clock is used for the USB module via the USB\_CLKIN pin, and a separate external clock on XTAL/EXTAL is used to generate the system/core clock.

This issue does not occur when in USB Device mode or if the LS device is not connected through a USB hub.

**Workaround:** In Host mode, ensure the 48 MHz USB clock is derived from the same clock source that the system clock uses. The two clocks, while they do not need to be the same frequency, both need to come from the same source so that they are in sync. For example, generate the 48 MHz USB clock by dividing down the PLL clock used by the core/system via the SIM\_CLKDIV2[USBFRACTION] and SIM\_CLKDIV2[USBDIV] bit fields.

## **e5928: USBOTG: USBx\_USBTRC0[USBRESET] bit does not operate as expected in all cases**

**Errata type:** Errata

**Description:** The USBx\_USBTRC0[USBRESET] bit is not properly synchronized. In some cases using the bit can cause the USB module to enter an undefined state.

**Workaround:** Do not use the USBx\_USBTRC0[USBRESET] bit. If USB registers need to be written to their reset states, then write those registers manually instead of using the module reset bit.

## **e6933: eDMA: Possible misbehavior of a preempted channel when using continuous link mode**

**Errata type:** Errata

**Description:** When using continuous link mode (DMA\_CR[CLM] = 1) with a high priority channel linking to itself, if the high priority channel preempts a lower priority channel on the cycle before its last read/write sequence, the counters for the preempted channel (the lower priority channel) are corrupted. When the preempted channel is restored, it runs past its "done" point instead of performing a single read/write sequence and retiring.

The preempting channel (the higher priority channel) will execute as expected.

**Workaround:** Disable continuous link mode (DMA\_CR[CLM]=0) if a high priority channel is using minor loop channel linking to itself and preemption is enabled. The second activation of the preempting channel will experience the normal startup latency (one read/write sequence + startup) instead of the shortened latency (startup only) provided by continuous link mode.

**How to Reach Us:****Home Page:**[freescale.com](http://freescale.com)**Web Support:**[freescale.com/support](http://freescale.com/support)

Information in this document is provided solely to enable system and software implementers to use Freescale products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. Freescale reserves the right to make changes without further notice to any products herein.

Freescale makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. Freescale does not convey any license under its patent rights nor the rights of others. Freescale sells products pursuant to standard terms and conditions of sale, which can be found at the following address: [freescale.com/SalesTermsandConditions](http://freescale.com/SalesTermsandConditions).

Freescale, the Freescale logo, Energy Efficient Solutions logo, and Kinetis are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. All other product or service names are the property of their respective owners. ARM and Cortex are registered trademarks of ARM Limited (or its subsidiaries) in the EU and/or elsewhere. All rights reserved.

©2013-2014 Freescale Semiconductor, Inc.